A Design and Tool Reuse Methodology for Rapid Prototyping of Application Specific Instruction Set Processors
نویسندگان
چکیده
منابع مشابه
Reuse-Oriented Model Year Architectures for Rapid Prototyping
The Rapid Prototyping of Application-Specific Signal Processors (RASSP) program is striving to change the way embedded signal processor design is performed, providing >4X improvements in time-to-market, cost, and design quality. These improvements will be achieved using a methodology that stresses hardware and software reuse in conjunction with Model Year Architectures that facilitate reusabili...
متن کاملVLSI Architectures and Rapid Prototyping Testbeds for Wireless Systems
The rapid evolution of wireless access is creating an ever changing variety of standards for indoor and outdoor environments. The real-time processing demands of wireless data rates in excess of 100 Mbps is a challenging problem for architecture design and verification. In this paper, we consider current trends in VLSI architecture and in rapid prototyping testbeds to evaluate these systems. Th...
متن کاملEnterprise Infrastructure Support for Agility
EXECUTIVE SUMMARY This paper describes how an Enterprise infrastructure is supporting agility on two ARPA initiatives namely, RASSP (Rapid prototyping of Application Specific Signal Processors), and AM3 (Affordable Multi-Missile Manufacturing). The two programs involve several large enterprises linked electronically to form virtual enterprises and aiming to address the issues raised by the cons...
متن کاملPD-XML: extensible markup language for processor description
This paper introduces PD-XML, a meta-language for describing instruction processors in general and with an emphasis on embedded processors, with the specific aim of enabling their rapid prototyping, evaluation and eventual design and implementation. The proposed methodology is based on the extensible markup language XML widely used structured information exchange and collaboration. PDXML allows...
متن کاملRapid Design Space Exploration of a Reconfigurable Instruction-Set Processor
DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework Methodology for Rapid Accelerator Development Applied to Financial Applications A Reconfigurable Application Specific Instruction Set Processor. Adaptive processor architecture invited paperMichael Hübner, Diana Göhringer, Carsten Tradowsky, Jörg KAHRISMA: A novel Hypermorphic Reconfigurable-Instruction-Set Cross-architectura...
متن کامل